We have used a multi-scale physics-based model to predict how the grain size and different grain boundary morphologies of polycrystalline graphene will impact the performance metrics of graphene field-effect transistors. We show that polycrystallinity has a negative impact on the transconductance, which translates to a severe degradation of the maximum and cutoff frequencies. On the other hand, polycrystallinity has a positive impact on current saturation, and a negligible effect on the intrinsic gain. These results reveal the complex role played by graphene grain boundaries, and can be used to guide the further development and optimization of graphene-based electronic devices.
In the effort to successfully realize next-generation technologies based on graphene fieldeffect transistors (GFETs), theory and device modeling will play a crucial role. Specifically, it is important to develop models that can accurately describe both the electrostatics and the current-voltage (I-V) characteristics of graphene-based electronic devices. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] This capability will enable device design optimization and performance projections, will permit benchmarking of graphene-based technology against existing ones, [11] [12] and will help to explore the feasibility of analog/RF circuits based on graphene. [13] [14] [15] Ultimately, graphenebased devices could provide new or improved functionality with respect to existing technologies, such as those based on silicon or III-V materials.
The chemical vapor deposition (CVD) technique for growing wafer-scale graphene on metallic substrates [16] [17] [18] [19] produces a polycrystalline pattern. This is because the growth of graphene is simultaneously initiated at different nucleation sites, leading to samples with randomly distributed grains of varying lattice orientations. 20 It has recently been predicted that the electronic properties of polycrystalline graphene differ from those of pristine graphene (PG), where the mobility scales linearly with the average grain size. 21 Based on these results, we report on how the electronic properties of polycrystalline graphene (Poly-G) impact the behavior of graphene-based devices. Specifically, we concentrate our study on the effect that Poly-G has on the gate electrostatics and I-V characteristics of GFETs.
We find that the source-drain current and the transconductance are proportional to the average grain size, indicating that these quantities are hampered by the presence of grain boundaries (GBs) in the Poly-G. However, our simulations also show that current saturation is improved by the presence of GBs, and the intrinsic gain is insensitive to the grain size. These results indicate that GBs play a complex role in the behavior of graphene-based electronics, and their importance depends on the application of the device.
The starting point of our study is the characterization of a large-area model of disordered Poly-G samples, containing hundreds of thousands atoms and described by varying grain misorientation angles, realistic carbon ring statistics, and unrestricted GB structures, based on the method reported in Ref. 22 . To calculate the electronic and transport properties we used a tight-binding (TB) Hamiltonian and an efficient quantum transport method, 23, 24 which is particularly well-suited for large samples of disordered low-dimensional systems.
The transport calculations were based on a real-space order-N quantum wave packet evolution approach, which allowed us to compute the Kubo-Greenwood conductivity
is the mean-square spreading of the wave packet. With this quantity, the charge carrier mobility can be estimated as (E)=(E)/q*Q c (E), where Q C is the 2D charge density in the graphene. It should be noted that we assume the carrier mobility is not limited by the substrate, that is, we do not consider additional scattering due to charge traps or surface phonons in the insulator that could further degrade the carrier mobility 25 . Thus, our results represent an upper bound on the performance metrics of the GFETs that we are studying.
In this work we focus on a dual-gate GFET as the one depicted in Fig. 1 . This transistor is based on a metal/oxide/Poly-G/oxide/semiconductor structure where an external electric field modulates the mobile carrier density in the Poly-G layer. The electrostatics of this dual gate structure can be understood with an application of Gauss's law,
where Q c =q(p-n) is the net mobile charge density in the graphene channel, C t and C b are the geometrical top and bottom oxide capacitances, and V gs * and V bs * are the effective top and bottom gate-source voltages, respectively. Here, V gs *=V gs -V gs0 and V bs *=V bs -V bs0 , where V gs0 and V bs0 are quantities that comprise the work function differences between each gate and the graphene channel, charged interface states at the graphene/oxide interfaces, and possible doping of the graphene. The graphene charge density can be determined numerically using the procedure
where DOS p-G (E) has been calculated with the procedure outlined in Ref. To model the drain current, we employ a drift-diffusion model with the form
, where W is the gate width, Q c (x) is the free carrier sheet density in the channel at position x, and v(x) is the carrier drift velocity. The latter is related to the transverse electric field E as v=E, so no velocity saturation effect has been included in this model. The low-field carrier mobility (Q c ) is density-dependent and calculated via the procedure of Ref. 21 . After applying E=-dV(x)/dx, including the above expression for v, and integrating the resulting equation over the device length, the source-drain current becomes
In order to calculate I ds , the integral in (3) is solved using V c as the integration variable and subsequently expressing  and Q c as functions of V c , based on the mapping given by (2). Next, we apply the multi-scale model to the GFET shown in Fig. 1 . It consists of a dualgate structure with L=10 m and W=5 m. The top and bottom gate insulators are hafnium oxide and silicon oxide with thicknesses of 4 nm and 300 nm, respectively. For the active channel, we considered poly-G with different average grain sizes together with the simple PG case, which serves as a convenient reference for comparison. For this study, we created samples with three different average grain sizes (average diameter <d> ≈ 13, 18, and 25.5 nm) and uniform grain size distributions. The atomic structure at the GBs consists predominantly of five-and seven-member carbon rings and assumes meandering shapes similar to the experimentally observed ones. We also created one sample with <d> ≈ 18 nm and "broken" (poorly connected) boundaries ("br-18 nm"). The quantum capacitance (C q ) of each sample is presented in Fig. 2a , which reflects the structure of the DOS, shown in Fig. 2b . An enhanced density of zero-energy modes around the charge neutrality point (CNP) can be observed, which arises locally from the atomic configurations of the GBs, giving rise to a finite C q . A zero C q would correspond to ideal gate efficiency, meaning that the gate voltage would have 100% control over the position of the graphene Fermi level.
This gives
Away from the CNP, both C q and the DOS of the analyzed structures look very similar. For the poorly connected sample "br-18 nm" a peak is observed around the CNP because of a higher density of midgap states, resulting in a negative differential C q . size. This is due to the scaling of the mobility with grain size, as shown in Fig. 3b . In Fig.   3c we plot the transconductance of the GFET, defined as g m =dI ds /dV gs , which is a key parameter in determining the transistor voltage gain or the maximum operation frequency.
It appears that small grain sizes are detrimental to this factor. The reason behind such a degradation is the combination of two factors as the grain size is reduced: (a) an increase of C q at low carrier densities (Fig. 2a) , which is related with the increase of the DOS near the CNP (Fig. 2b ) and leads to reduced gate efficiency; and (b) the reduction of the lowfield carrier mobility (Fig. 3b ) because of scattering due to the disordered atomic structure of the GBs. Fig. 3b indicates that the mobility is proportional to the average grain size of the Poly-G; a higher density of GBs results in more scattering and a lower mobility. The scattering effect of the GBs has been further quantified in Ref. 21 , which shows the scaling of the conductivity and the mean free path of the Poly-G for different grain sizes. For example, the sample with 25.5-nm grains has a mean free path of 10 nm near the Dirac point, compared to 5 nm for the sample with 13-nm grains.
In Fig. 4a we plot the GFET output characteristics for different grain sizes and gate biases.
The output characteristic exhibits an initial linear region dominated by hole transport (ptype channel), followed by a weak saturation region. The onset of saturation (V sd,sat )
happens when the channel becomes pinched off at the drain side. A further increase of V sd drives the transistor towards the second linear region, characterized by a channel with a mixed p-and n-type behavior. Interestingly, a reduction of the grain size improves the current saturation, which can be seen in a plot of the output conductance (Fig. 4b) , where C gs is the gate-tosource capacitance. 12 Given that the geometrical capacitance C t is much smaller than the quantum capacitance C q , C gs  C t . The maximum frequency is given by
, where R S and R G are the source and gate resistances, respectively. 12 Here we have assumed state of the art values such as 26 R S 100 -m and R G 6 . As shown in Fig. 6 , f max and f T are degraded by one and two orders of magnitude, respectively, when the average grain size decreases from 1 m to 25 nm.
Realistic GFETs are limited in performance by interaction with the substrate and top gates.
Comparing with the extracted mobility from some reported state-of-the-art devices 27 , our calculations, which represent the limiting case of uncovered graphene, overestimate the mobility of these devices by 10x. As a consequence, g m , g d and f T should be reduced by that amount when considering substrate and top gate effects. Meanwhile, A v is expected to remain constant and f max is expected to be reduced by 3x. The mentioned 10x factor of mobility reduction could be made significantly smaller by using an appropriate substrate such as diamond-like carbon 28 (DLC), which helps to minimize interaction with the substrate.
In conclusion, we have developed a drift-diffusion transport model for the GFET, based on a detailed description of electronic transport in poly-G. This model allows us to determine how a graphene sample's polycrystallinity alters the electronic transport in GFETs, enabling the prediction and optimization of various figures of merit for these devices. We have found that the presence of GBs produces a severe degradation of both the maximum frequency and the cutoff frequency, while the intrinsic gain remains insensitive to the presence of GBs. Overall, polycrystallinity is predicted to be an undesirable trait in GFETs targeting analog or RF applications. 
